The Penn State X-ray detector lab, in collaboration with Teledyne Imaging Sensors (TIS), have progressed their efforts to improve soft X-ray Hybrid CMOS detector (HCD) technology on multiple fronts. Having newly acquired a Teledyne cryogenic SIDECAR TM ASIC for use with HxRG devices, measurements were performed with an H2RG HCD and the cooled SIDECAR TM . We report new energy resolution and read noise measurements, which show a significant improvement over room temperature SIDECAR TM operation. Further, in order to meet the demands of future high-throughput and high spatial resolution X-ray observatories, detectors with fast readout and small pixel sizes are being developed. We report on characteristics of new X-ray HCDs with 12.5 micron pitch that include in-pixel CDS circuitry and crosstalk-eliminating CTIA amplifiers. In addition, PSU and TIS are developing a new large-scale array Speedster-EXD device. The original 64 × 64 pixel Speedster-EXD prototype used comparators in each pixel to enable event driven readout with order of magnitude higher effective readout rates, which will now be implemented in a 550 × 550 pixel device. Finally, the detector lab is involved in a sounding rocket mission that is slated to fly in 2018 with an off-plane reflection grating array and an H2RG X-ray HCD. We report on the planned detector configuration for this mission, which will increase the NASA technology readiness level of X-ray HCDs to TRL 9.
INTRODUCTION
Looking beyond Chandra, concepts for future large X-ray astrophysics missions have already been well developed. 1 The Lynx (previously X-ray Surveyor) mission concept is the current plan to be put forward by the U.S. Xray community for NASA's 2020 Decadal Survey.
2 This mission calls for over 30 times the collecting area of Chandra, which will enable Lynx to tackle science goals not accessible to the current generation of high energy observatories by opening up our window into the high-redshift and low luminosity universe. The high throughput needs of future X-ray missions require focal plane detectors with faster readout speed capabilities than modern X-ray Charge-Coupled Devices (CCDs), which would be subject to substantial saturation effects. 3 Hybrid CMOS detectors (HCDs) are active pixel sensors that offer the fast readout speeds needed for future missions like Lynx, while also possessing greater radiation hardness and lower power requirements .
In these proceedings we present new measurements of several types of hybrid CMOS devices, including read noise and energy resolution measurements of an H2RG detector with a Teledyne cryogenic SIDECAR TM ASIC, 4 and the first measurements with small pixel (12.5 µm) HCDs. These small pixel HCDs, which are uniquely suited for high angular resolution missions like Lynx, contain in-pixel correlated double sampling (CDS) subtraction and a CTIA amplifier that eliminates interpixel capacitance. In addition, we report on other developments and future plans for X-ray HCDs, which include the launching of an H2RG detector on a sounding rocket in the Spring of 2018 and plans for a large format detector with sparse readout capabilities.
HYBRID CMOS DETECTORS
X-ray hybrid CMOS detectors are a type of X-ray-sensitive active pixel sensor being developed as a joint collaboration between Penn State University (PSU) and Teledyne Imaging Sensors (TIS), and are based on the TIS HAWAII hybrid Si CMOS detectors. 5 While possessing similarities to traditional CCDs, HCDs are a different detector technology. X-ray HCDs are composed of two separate layers: the absorbing silicon layer and the readout integrated circuit (ROIC). The absorbing layer is responsible for photon-to-charge conversion via photoelectric absorption in the silicon pixel array, while the ROIC acts as a charge to voltage signal converter and contains all readout circuitry. The layers are precisely aligned and then joined together at each pixel through indium bump bonds. The fact that the layers are kept separate allows for a unique strength of HCDs -separate optimization for each layer. The silicon absorption layer is optimized for very high quantum efficiency across the soft X-ray band pass and allows for detection of X-rays from 0.2 − 20 keV. 6 This is thanks to the ability to use high resistivity silicon in the absorption layer and thus achieve depletion regions of greater than 100 microns. Since the first successful demonstration in 2007, 7 X-ray HCDs have commonly included a thin layer of aluminum deposited directly on top of the silicon absorbing layer to block optical light, which would otherwise become a large background source. Meanwhile, the separate ROIC can be optimized for fast readout while minimizing read noise. The ROIC can also be modified to increase functionality with the addition of on-chip based signal processing and support for multiple simultaneous readout formats. Figure 1 shows a schematic of an X-ray HCD.
Compared to modern CCDs, HCDs have a number of advantages. These include:
Faster Readout Rate: The orders-of-magnitude increase in readout speed that HCDs provide over CCDs mitigates the issues of pile-up. Pile-up occurs when multiple X-ray photons strike a single pixel between readouts, therefore counting as a single event during a read and degrading information about photon energy. As already mentioned, pile-up would be a major problem for CCDs operating on a large effective area mission like Lynx. In addition to the much faster full frame readout rates of HCDs, the ability to selectively read out certain pixels further improves effective read speeds.
Radiation Hardness: Due to HCDs directly reading every pixel in the array, they are much less susceptible to radiation damage than CCDs. Proton displacement damage has been shown to significantly degrade a CCD's charge transfer efficiency (CTE) over time due to the bucket brigade readout scheme.
8 Instead of transferring charge over multiple centimeters of silicon, HCDs need only transfer charge through the absorber thickness (∼ several hundred microns), therefore granting them excellent radiation hardness (∼ 50 krads).
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Resistance to Micrometeoroid Damage: In addition to radiation damage, CCDs also suffer from micrometeoroid damage (especially front illuminated CCDs with exposed gate structures). CCDs on current X-ray missions have been shown to undergo serious damage to these gate structures from micrometeoroids. 10 The damage has the potential to impact both the CCD gate structures directly or affect read out of columns through damaged pixels. HCDs are expected to be much more robust to micrometeoroid damage. This is because they do not have any exposed gates, in addition to each pixel containing separate read out architecture that will prevent damage from one pixel affecting whole columns.
Lower Power: The readout technique of CCDs requires large capacitive loads in the parallel clock gates and therefore results in large power draws. Due to their lower capacitance CMOS switches, order of magnitude reduction in power requirements can be achieved with HCDs.
11 For example, Swift XRT uses 8.4 Watts to perform a full readout of the CCD, whereas a 1024 × 1024 H1RG HCD uses only ∼ 200 mW for all bias generation and readout. 12 The low power requirements of HCDs enable mission designs to use large arrays of small pixels operating at high frame rates.
HCD measurements with cryogenic SIDECAR TM
The Teledyne SIDECAR TM application-specific integrated circuit (ASIC) is used to provide clock and bias signals to HxRG (here x refers to the size of the ROIC array in multiples of 1024 pixels) detectors while also performing chip programming, signal amplification, analog to digital conversion, and data buffering. We recently acquired a cryogenic SIDECAR TM ASIC from TIS for use with our HxRG detectors. When cooled to < ∼ 200 K, the cryogenic SIDECAR TM promises improved noise performance compared to room temperature operation due to the reduction of thermal voltage fluctuations in the ASIC during integration. PSU has reported on previous Cross-sectional schematic of hybrid CMOS X-ray detector. Si absorbing layer is bump bonded to the read out electronics layer in each pixel, allowing for separate optimization. testing cycles of HCDs with a room temperature SIDECAR TM ASIC; 13 in this proceeding we report initial measurements of an H2RG X-ray HCD with a cooled cryogenic SIDECAR TM .
The H2RG detector used for these measurements is a modified engineering-grade device fabricated by TIS. This detector has a 2048 × 2048 pixel ROIC with 18 µm pitch and a 1024 × 1024 absorber layer with 36 µm pitch pixels. Every absorber pixel has only one ROIC pixel bonded to it, meaning the effective pitch of the hybridized detector is 36 µm. This nonstandard layout was designed to reduce the effects of interpixel capacitance (IPC), whereby a parasitic capacitance exists between neighboring pixels and leads to signal sharing between nearby pixels. Previous generation H1RG detectors tested in our lab had substantial IPC, with up to ∼ 10% of the signal shared with a given neighborhood pixel. The modified H2RG was shown to be a significant improvement and limited IPC to ∼ 1.8% (note: implementation of CTIA amplifiers in the ROICs of even more recent devices has resulted in no measurable IPC, as discussed later). Operated with the room temperature SIDECAR TM , this H2RG was measured to have a read noise of 16.31 e − and had modest energy resolution of 369 eV (6.3%) at 5.9 keV and 156 eV (10.5%) at 1.5 keV. The best energy resolution measured with the room temperature ASIC for any HxRG detector is 248 eV (4.2%) at 5.9 keV.
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The new measurements of the H2RG were made using the PSU cube test stand, which is a light-tight vacuum chamber. The chamber is evacuated to a pressure of 10 −6 torr before cooling the copper cold finger mounted detector to 130 K. A copper cold strap connecting the cold finger to the SIDECAR TM cools the ASIC to ∼ 185 K. Figure 2 shows a picture of the interior of the cube test chamber with the H2RG and cryogenic SIDECAR TM visible. Further signal processing and amplification are performed with a TIS supplied SIDECAR acquisition module (SAM) card also mounted in the chamber. Readout scheme (including reset method and integration time) is controlled through TIS supplied HxRG software. Our data collection method is to perform three detector resets followed by a "ramp" of image taking that typically includes 100 images before another set of resets. Each image is non-destructively read out with either 32 or 4 parallel output channels every 1.48 s or 10.65 s respectively. The raw ramped images are processed using a software CDS algorithm, and then with horizontal and channel offset corrections. The latter involves fitting a separate Gaussian to all pixels in each individual output channel and subtracting from each channel its centroid value; the same process is then repeated with all pixels in each row.
A
55 Fe source was used to produce 5.9 keV and 6.5 keV X-rays from Mn Kα and Kβ emission, while two 210 Po alpha particle sources were utilized to fluoresce several lower energy X-ray lines: oxygen, magnesium, and aluminum at 0.53 keV, 1.25 keV, and 1.49 keV respectively. X-ray data collected with the H2RG were used to create X-ray energy spectra by applying thresholding and grading to each X-ray event. Each event was required to be above a ∼ 5σ primary threshold (where σ is the RMS read noise). Pixels above this threshold in Digital Number (DN) have their immediately neighboring regions saved in an event list. A ∼ 3σ secondary threshold is applied to the 3 × 3 event neighborhood and any pixel above the threshold is added to the event. Next, Swift/XRT grade definitions 15 are applied by finding the number and position of pixels that exceed the secondary threshold. In this experiment we used only single pixel events (Grade 0) and thus only those events that had no neighboring pixels above the secondary threshold were selected for inclusion in the spectra.
Single pixel H2RG spectra showing the Mn, Al, Mg, and O lines are shown in Figures 3 and 4 . The 55 Fe data were taken in 32 channel mode, while the lower energy data were taken in 4 channel mode. The measured (FWHM) energy resolution for each of these lines is reported in Table 1 . Notably, we achieve 2.7% and 6.8% energy resolution at 5.9 keV and 1.5 keV respectively -both of these are the best values ever reported using an X-ray HCD. Further, the O line at 0.53 keV is well separated from the noise peak and still maintains modest 93 ± 4 eV (17.7%) FWHM energy resolution.
Read noise was also measured for the H2RG with the cryogenic SIDECAR TM . This was obtained by taking a ramp of dark images at cryogenic temperatures (130 K) and finding the standard deviation of each dark frame histogram. The read noise is then calculated as the mean value of this standard deviation across all dark images. The resulting read noise using the H2RG in 32 channel mode was found to be 6.78 e − ± 0.07 e − . This is the lowest read noise obtained for any X-ray HxRG detector. 
SMALL PIXEL HCDS
The small pixel hybrid CMOS detectors are new prototype Si X-ray HCDs that were designed as part of a collaboration between PSU and TIS and fabricated by TIS. The goal of the prototype design was to satisfy the small pixel size and high frame rate needs of large effective area missions concepts like Lynx, while also improving detector read noise to < 4 e − . The 128 × 128 pixel prototypes have a 12.5 micron pixel pitch and a depletion depth of 200 microns. While the small area of the detectors limits practical application in its current form, the design can easily be scaled up to accommodate abuttable 4k × 4k formats (or smaller sizes). These engineeringgrade detectors currently have a fixed readout speed of approximately 10 Hz, though firmware updates to the readout board allow for speeds up to 1000 Hz. Figure 5 shows one of the small pixel HCDs inside a testing dewar. TIS has fabricated four mostly identical small pixel prototype HCD detectors, the properties of which are summarized in Table 2 . Below we discuss the key features of the small pixel HCDs:
Small Pixel Detector Properties
CTIA Amplifier: The small pixel detectors use a Capacitive Transimpedance Amplifier (CTIA) in each pixel. This input amplifier is key to eliminating interpixel coupling. The HAWAII HCDs use a source follower amplifier; when the input gate voltage of a pixel changes it is capacitively coupled to neighboring pixels and therefore results in IPC that degrades detector performance. The CTIA instead holds input gate voltages constant during integration and thus effectively eliminates the problem of IPC. The CTIA was successfully implemented in the Speedster-EXD and was shown to result in no measureable IPC.
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In-Pixel CDS Subtraction: Following the CTIA in the ROIC, the small pixel detector design can include an in-pixel CDS subtraction circuit. This circuit enables the subtraction of the variable baseline voltage level associated with a reset and therefore is used to cancel the reset kTC noise. The subtraction is also useful for reducing 1/f noise and is carried out on-chip before further amplification.
Pixel Layout: The in-pixel CDS circuit is not implemented for every pixel of the small pixel HCD devices. In fact the prototype devices were fabricated with "banded arrays" which allow for the testing of multiple different types of pixels. Each of the four small pixel HCDs is divided into four different bands. The top two bands, or the first 64 rows, contain "Type A" pixels and do not include the in-pixel CDS circuitry. The bottom two bands, or the last 64 rows, contain "Type B" pixels with on-chip CDS capability. The first band of each pixel type contains a pixel design that includes additional shielding in the ROIC designed to further reduce pixel crosstalk. The lower 32 rows of each pixel type contain normal pixels that do not include this extra shielding. This layout is shown in Figure 6 , and allows for pixel performance to be compared and evaluated. The small pixel test setup. The HDL-5 dewar is on the left and the vacuum system components are on the right. In the middle is the detector interface block (DIB) board and power supply.
Small pixel experimental setup
A custom IR Labs HDL-5 dewar was used to cool the small pixel detectors and expose them to X-rays. The detector is mounted in a socket on the dewar breadboard as shown in Figure 5 , which is then secured inside the vacuum chamber portion of the HDL-5. The detector socket has been designed with a hole in the bottom to allow for the cold finger to make contact with and cool the detector. The dewar breadboard mostly serves to facilitate routing of all external dynamic and analog signals to connections on the dewar exterior. However due to I/O limitations, seven static digital signals are set manually by means of jumpers on the breadboard. The breadboard also includes a low-pass filter on the substrate voltage connection as well as filtering capacitors for the supply pins. Two separate dewar connectors for analog and digital lines carry all signals to an interface board (Detector Interface Block, DIB) developed by TIS. The detector is controlled using the DIB board, a Matrox frame grabber, and modified TIS Speedster-EXD software that allows for control over which type of pixel is read out. The HDL-5 dewar in the full test setup is shown in Figure 7 .
The dewar was evacuated to a pressure of ∼ 5×10 −6 torr, which allows for safe cooling of the detectors to 150 K and thus minimization of dark current noise contributions. Temperature was precisely controlled with a Lake Shore temperature controller in concert with a platinum RTD and heater mounted near the dewar coldfinger. 55 Fe was used as an X-ray source, producing the familiar Mn Kα and Mn Kβ X-rays at 5.90 keV and 6.49 keV respectively. The detectors are highly depleted and run with 15 V applied to the substrate.
Small pixel analysis and results
The HDL-5 dewar was used to obtain read noise and energy resolution measurements for all four small pixel detectors for both pixel types and shielding configurations. The exception is detector #18566, for which only type B data were acquired before a detector package wire bond was damaged. Data from A and B type pixels must be acquired separately due to the different output modes for each pixel type. Type A pixels output a reset and signal frame for each exposure, whereas type B pixels only output a single CDS subtracted frame. For type A pixels, the signal frame was subtracted from the reset frame to create a pseudo-CDS subtracted image. For type B pixels, a bias frame was obtained from the average of 1000 dark frames with no X-rays, which was then subtracted from each image to create a bias subtracted frame. For both pixel types the resulting subtracted frames were then run through a boxcar smoothing algorithm.
Small Pixel Detector Gain
Detector gain was calculated using 10,000 exposures with the 55 Fe source, which allows for creation of X-ray spectra with Mn lines of known energy. After image subtraction, primary and secondary thresholds were applied to locate and apply initial grading to events. Because of the small pixel size and large depletion depths of these detectors, very few single pixel events are recorded and the vast majority of events spread to 4-6 pixels. Event candidates are graded using the same scheme as described in Section 2.1, except that Chandra ACIS grades 17 were used instead of Swift/XRT grades due to the increased charge spreading. All plausible X-ray event configurations were included for this experiment due to the lack of single or doubly split pixel events.
The system gain was evaluated using the resulting Mn X-ray events. Graded spectra were used for each pixel type and shielding level to obtain a gain conversion at 150 K. Gaussian fits were used to fit the Mn Kα and Kβ peaks for each spectrum and obtain centroid positions. The e − /DN conversion was obtained using the standard conversion factor for silicon of 3.65 eV/e − . 18 The resulting gain conversion factors are summarized in Table 3 . The Gaussian fit also allows for a determination of the energy resolution at 5.9 keV through measurement of the full width at half maximum (FWHM) of the Kα peak. The energy resolution at 5.9 keV for each detector and pixel type is summarized in Table 4 , and example spectra for one small pixel detector are shown in Figure  8 . Type B (in-pixel CDS) pixels with extra shielding consistently have the best energy resolution, with the best measured value being 278 eV (4.7%) at 5.9 keV. It should be noted that these measurements do not take into account pixel-to-pixel gain variation, which is thought to be a major contributing factor to the energy resolution in these detectors.
In order to measure the read noise ∼ 1000 dark exposures were taken for each pixel type. The resulting cumulative dark frame histograms were then fit with a simple Gaussian to determine the standard deviation, σ, of the noise distribution. This method for measuring the read noise, in contrast to the one described in Section 2.1, is insensitive to the number of hot pixels on the detector. Hot pixels are pixels that, due to lattice defects, may contain charge traps with leakage current that therefore appear as persisting or flickering high DN value Small Pixel Energy Resolution at 5.9 keV pixels. Due to these detectors being prototype devices they may contain a higher than average number of hot pixels. Further, pixels near the boundary of larger (e.g. 1024 × 1024) HCDs are known to contain a greater number of defects and thus a large percentage of the pixels on these 128 × 128 detectors are "at risk" edge pixels. Using the fitting method, the resulting read noise measurements are summarized in Table 5 . The best measured read noise is 5.54 e − , found in a type A pixel with less shielding. Table 5 : Measured RMS read noise for small pixel detectors using a Gaussian fit.
Small Pixel Detector Noise
Overall, pixels with in-pixel CDS (type B) and extra shielding have the best performance. These pixels have moderately better energy resolution (by ∼ 0.5%) than any of the other pixel types, while having barely higher (∼ 0.5 e − ) read noise. Future HCD designs that use the small pixel ROIC architecture should iterate on this pixel type. In general, the measured energy resolutions are somewhat high given the read noise values obtained, likely due to the unaccounted-for effect of pixel-to-pixel gain variation. In addition, the large amount of charge spreading will negatively affect the energy resolution; this could be mitigated with higher substrate voltages.
I E
Read noise performance is on the other hand very promising. While not quite meeting the stated goal of < 4 e − , the best measured value of 5.5 e − is the lowest X-ray HCD read noise ever measured. This measured value suffers slightly from inclusion of pixel-to-pixel gain variation.
OTHER HCD DEVELOPMENTS
Several other initiatives are also ongoing in the X-ray detector lab. The continued development of the Speedster-EXD detectors and an overview of plans for the launch of an X-ray HCD carrying sounding rocket will both be described in the following subsections. There are also efforts to measure the sub-pixel spatial resolution of X-ray HCDs with a mesh experiment, 19 and to characterize an X-ray lobster eye optic with an HCD, 20 both of which utilize the PSU X-ray beamline. Neither of these efforts are described in this conference proceeding, and instead the interested reader is directed to the referenced proceedings.
Speedster-EXD
The original Speedster-EXD is a 64 × 64 pixel prototype HCD with 40 micron pixels and additional on-chip circuity that improves upon existing HxRG designs. Like the small pixel detectors, the Speedster-EXD utilizes the IPC eliminating CTIA amplifiers and in-pixel CDS circuity. In addition, the inclusion of a comparator in every pixel opens up a novel readout mode: sparse readout. Sparse readout allows for only those pixels which contain X-ray event charge (above a threshold) to be read out. Typically this is done in 3x3 Sparse Readout Mode, which reads out pixels above the set threshold along with the 3x3 region of pixels surrounding them. A comparison between 3x3 Sparse Readout Mode and Full Frame Readout Mode, in which the comparator is set below the noise floor (thus reading out all 64 × 64 pixels), is shown in Figures 9 and 10 . The Speedster has the capability to read out at speeds of up to 10 kHz.
The Speedster-EXD prototype devices have been fully characterized in terms of IPC, read noise, energy resolution, dark current, and pixel-to-pixel gain variation. The best energy resolution was measured to be 206 The comparator is set above the noise floor, allowing read out of only X-ray events and their neighboring pixels. Two multi-pixel and one single pixel 55 Fe Xray events can be seen, with their 3x3 regions. eV (3.5%) at 5.9 keV and 172 eV (10.0%) at 1.49 keV. The pixel-to-pixel gain variation was measured to be as low as 0.80% ± 0.03%, and no measureable IPC was detected. For a full characterization of two Speedster-EXD detectors see Griffith et al. (2016) .
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Looking to the future, the next generation Speedster device is currently being developed. This will be a larger format 550 × 550 pixel device with the same pixel architecture and pixel size. The addition of multiple output lines will allow the device to maintain very high effective frame rates even with many more pixels, while an on-chip analog-to-digital converter will further increase functionality.
HCDs on the Water Recovery X-ray Rocket
The Water Recovery X-ray Rocket (WRXR) is a sounding rocket payload that will launch from Kwajalein Atoll in April 2018. Notably, it will be the first NASA astrophysics sounding rocket payload to attempt water recovery. The payload will be a soft X-ray spectrometer utilizing off-plane reflection gratings 22 and a hybrid CMOS detector. The science target of the mission is the Vela supernova remnant, which is a shell type remnant approximately 250 pc distant and with ∼ 8
• apparent diameter. The instrument, which has a 3.25
• × 3.25
• field of view, is optimized to observe 3rd and 4th order OXII and has a resolving power of 40-50 in these lines. WRXR will thus use its moderate spectral resolution and large field of view to probe a large section of the remnant. WRXR will also be an important technology demonstration in a space environment for hybrid CMOS detectors; a successful mission will result in raising the technology readiness level (TRL) of X-ray HCDs to TRL 9.
The spectrometer design consists of a mechanical collimator, X-ray reflection gratings, a mirror module, and the hybrid CMOS detector camera. Figure 11 shows a schematic diagram of the full instrument light path. Light enters the lightweight wire-grid collimator and is constrained to converge in one dimension. The off-plane reflection gratings then intercept this light before it can reach the focal plane and disperse it to produce spectral lines that would reach the detector with ∼ 190 mm cross-dispersion extent. The detector at the focal plane is the same H2RG HCD described in Section 2 and has an active area of 35 mm × 35 mm. Because this would result in less than 20% of a given spectral line falling on the detector area, a mirror module is inserted between the reflection gratings and the camera. This module contains an array of nickel-coated mirrors that reflect light back onto the detector area and minimize photon losses from the gratings.
The camera package is a custom built 8.5 × 8.5 × 12.75 inch enclosure that is mounted at the spectrometer focal plane. Inside, a copper cold finger will cool the aforementioned H2RG and a cryogenic SIDECAR TM to 130 K and 180 K respectively. Because this H2RG detector does not have an aluminum filter deposited directly onto it, a 450Å Ti plus 700Å Al filter will be provided by Luxel and installed in front of the detector surface. A 55 Fe calibration source will also be mounted inside the enclosure and angled such that it only produces counts at X-ray line free portions of the detector, enabling valuable in-flight calibration. The detector housing will be isolated from the main instrument vacuum section by a controllable GN2 actuated gate valve, protecting the detector from external factors when not pointed at the science target; an on-board ion pump will maintain vacuum pressure in the enclosure. Outside of the enclosure a custom-built board interacts with the SIDECAR TM ASIC to provide power, filtering, and data buffering. The H2RG will have 15 V applied to its substrate and run with 32 parallel output channels, providing a frame time of 1.48 s.
For a more complete description of the instrument design and full specifications, see Miles et al. (2017) . 23 
SUMMARY
The PSU X-ray detector lab is involved in various activities relating to hybrid CMOS detectors and their continued technological development. New tests with a cryogenic SIDECAR TM ASIC and H2RG have demonstrated that significantly improved energy resolution and read noise are realized when cooling the SIDECAR TM . Energy resolution of 156 eV at 5.9 keV and read noise of ∼ 6.8 e − have been achieved with this H2RG. Small pixel HCDs with 12.5 micron pixel pitch, in-pixel CDS, and CTIA amplifiers have also been characterized, with ∼ 5.5 e − read noise measured in the best results. The best overall pixel type for these small pixel HCDs is the pixels that include in-pixel CDS and extra cross-talk reducing shielding. Other efforts in the detector lab include development of a large array Speedster-EXD device, and preparations to launch an HCD on a sounding rocket instrument in April 2018. The latter will be a key test of X-ray HCDs in a space environment, raising X-ray HCDs to NASA TRL 9 and demonstrating their suitability for future space missions. Figure 11 : Schematic of WRXR spectrometer. X-rays enter the instrument through the collimator on the left before undergoing diffraction in the grating array, and then reflecting onto the detector over 2 meters away.
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